Timezone: »

 
Poster
Compiler Auto-Vectorization with Imitation Learning
Charith Mendis · Cambridge Yang · Yewen Pu · Saman Amarasinghe · Michael Carbin

Thu Dec 12 05:00 PM -- 07:00 PM (PST) @ East Exhibition Hall B + C #165

Modern microprocessors are equipped with single instruction multiple data (SIMD) or vector instruction sets which allow compilers to exploit fine-grained data-level parallelism. To exploit this parallelism, compilers employ auto-vectorization techniques to automatically convert scalar code into vector code. Larsen & Amarasinghe (2000) first introduced superword level parallelism (SLP) based vectorization, which is a form of vectorization popularly used by compilers. Current compilers employ hand-crafted heuristics and typically only follow one SLP vectorization strategy which can be suboptimal. Recently, Mendis & Amarasinghe (2018) formulated the instruction packing problem of SLP vectorization by leveraging an integer linear programming (ILP) solver, achieving superior runtime performance. In this work, we explore whether it is feasible to imitate optimal decisions made by their ILP solution by fitting a graph neural network policy. We show that the learnt policy, Vemal, produces a vectorization scheme that is better than the well-tuned heuristics used by the LLVM compiler. More specifically, the learnt agent produces a vectorization strategy that has a 22.6% higher average reduction in cost compared to the LLVM compiler when measured using its own cost model, and matches the runtime performance of the ILP based solution in 5 out of 7 applications in the NAS benchmark suite.

Author Information

Charith Mendis (MIT)
Cambridge Yang (MIT)
Yewen Pu (MIT)
Saman Amarasinghe (Massachusetts institute of technology)
Michael Carbin (MIT)

More from the Same Authors